Arm

Runtime Verification with TeSSLa on a CPU/FPGA hybrid system

This is the description of a fully working runtime verification system for ARM CoreSight traces running on a CPU/FPGA hybrid system.